Job Description
Engineering Manager (FPGA, C++)
candidates require an active SC clearance to start)
Start: ASAP
Duration: 6 months (rolling)
Location: Gloucestershire
Rate: £600-650 /day (inside IR35)
We are looking for an experienced Engineering Manager to join a high-profile engineering programme, leading the delivery of complex software and hardware products within a secure environment click apply for full job details